


[illegible]

**Fig. 1**

000000-200000




Fig. 2



### MV Interface Description

This interface uses additional pins to provide Tag/mode selection info for future implementations of high latency RDC designs with latency could be more than one sector long

### MCMD timing chart for Write/Read operations




Fig. 3



## High latency write






Fig. 4

DATA - 276T9960

(c)



(b)



(a)




Fig. 5